

GA-M68M-S2P

SHEET	TITLE	P-Code:U96133-0
01	COVER SHEET	
02	BOM & PCB MODIFY HISTORY	
03	BLOCK DIAGRAM	
04	PROCESSOR HT INTERFACE	
05	PROCESSOR DDR2 INTERFACE	
06	PROCESSOR CONTROL & DEBUG	
07	PROCESSOR Power & Gnd	
08	DIMM 1,2	
09	DIMM TERMINATION	
10	DDRII POWER	
11	MCP61-CPU	
12	MCP61-PCIE	
13	MCP61-DAC, RGMII	
14	MCP61-PCI	
15	MCP61-SATA, IDE	
16	MCP61-USB, HD-Audio, GPIO	
17	MCP61-Power, Gnd	
18	PCI EXPRESS x16, x1 SLOT	
19	PCI 1,2,SLOT	
20	ITE 8718GB/HX	
21	Realtek 8201 CL	
22	H/W MONITOR & FAN CONTROL	
23	IDE,FDD,COM,LPT	
24	F_USB, R_USB	
25	ALC888B HD-AUDIO	


[illegible]

P-Code: U96133-0


[illegible][illegible]

GIGABYTE				
Title BOM & PCB MODIFY HISTORY				
Size Custom	Document Number GA-M68M-S2P			Rev 1.01
Date:	Wednesday, November 11, 2009		Sheet	2 of 28

BLOCK DIAGRAM




L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>




CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B








M2CPUB

M2CPUC



-DQSA[0..7] <-> DQSA[0..7] <->
 DQSA[0..7] <-> DQSA[0..7] <->
 DMA[0..7] <-> DMA[0..7] <->


-DQSB[0..7] <-> DQSB[0..7] <->
 DQSB[0..7] <-> DQSB[0..7] <->
 DMB[0..7] <-> DMB[0..7] <->










Route as 80-Ohm differential impedance
Keep trace to resistor less than 1" from CPU pin


Erratum 133, Revision Guide for
AMD NPT 0Fh Processors





LAYOUT: Route trace 50 mils wide and
500 to 750 mils long between these caps.



VLD1_RUN_B is connected to the VLD1_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.










<5,8> -SWEA
<5,8> -SCASA
<5,8> -SRASA




<5,8> CKEB0



<5,8> -SWEA
<5,8> -SCASA
<5,8> -SRASA






GIGABYTE

DDR2 POWER

File	Document Number	Rev
GA-M68M-S2P	GA-M68M-S2P	1.0
Date	Tuesday, November 10, 2009	Sheet 10 of 28



<19> AD[0..31] <->

U1D

MCP61 4 of 8

AD0 D14
AD1 E14
AD2 A13
AD3 C14
AD4 A14
AD5 B14
AD6 C15
AD7 J16
AD8 G16
AD9 F16
AD10 E16
AD11 B15
AD12 D16
AD13 C16
AD14 D17
AD15 C17
AD16 J19
AD17 J20
AD18 H20
AD19 G20
AD20 F20
AD21 E20
AD22 B18
AD23 C19
AD24 D20
AD25 C20
AD26 D21
AD27 C21
AD28 B21
AD29 H22
AD30 G22
AD31 F22

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

PCI_REQ0*
PCI_REQ1*
PCI_REQ2/GPIO40/RS232_DSR*
PCI_REQ3/GPIO38/RS232_CTS*
PCI_REQ4/GPIO52/RS232_SIN*

G12 -REQ0
A10 -REQ1
C11 -REQ2
H14 -REQ3
D13 -REQ4

-REQ0 <19>
-REQ1 <19>
-REQ2 <19>
-REQ3 <19>
-REQ4 <19>

PCI_GNT0*
PCI_GNT1*
PCI_GNT2/GPIO41/RS232_DTR*
PCI_GNT3/GPIO39/RS232_RTS*
PCI_GNT4/GPIO53/RS232_SOUT*

A8 -GNT0
C10 -GNT1
B10 X
J14 X
C12 X

-GNT0 <19>
-GNT1 <19>
-GNT2 <19>
-GNT3 <19>
-GNT4 <19>

PCI_INTW*
PCI_INTX*
PCI_INTY*
PCI_INTZ*

C22 -INTA
D22 -INTB
A22 -INTC
A21 -INTD

-INTA <19>
-INTB <19>
-INTC <19>
-INTD <19>

PCI_CLK0
PCI_CLK1
PCI_CLK2
PCI_CLK3
PCI_CLK4

B13 PCLK0
F14 PCLK1
D12 X
E12 X
H12 PCLK4

R67 22/4
R69 22/4
R227 22/4

PCICLK1 <19>
PCICLK2 <19>
PCICLK1
PCICLK2

PCI_CLKIN

J12 PCICLK_FB

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

G10 LAD0
F10 LAD1
D10 LAD2
E10 LAD3

LAD[0..3] <20>

LPC_PWRDWN#/GPIO54/EXT_NMI*
LPC_FRAME*
LPC_DRQ0/GPIO50*
LPC_DRQ1/GPIO15/FANRPM1*
LPC_SERIRQ

C8 X
H10 -LFRAME
C9 -LDRQ0
B9 -LDRQ1
J10 SERIRQ

-LFRAME <20>
-LDRQ0 <20>
-LDRQ1 <20>
SERIRQ <20>

LPC_CLK0
LPC_CLK1

E8 R84 33/4
D8 X

LPC33 <20>

<19> -C_BE0
<19> -C_BE1
<19> -C_BE2
<19> -C_BE3

-C_BE0
-C_BE1
-C_BE2
-C_BE3

H16
B17
A18
B19

PCI_CBE0*
PCI_CBE1*
PCI_CBE2*
PCI_CBE3*

<19> -FRAME
<19> -IRDY
<19> -TRDY
<19> -STOP
<19> -DEVSEL
<19> PAR
<19> -PERR
<19> -SERR
<19> -PCIPME

-FRAME
-IRDY
-TRDY
-STOP
-DEVSEL
PAR
-PERR
-SERR
-PCIPME

C18
A17
D18
F18
E18
J18
G18
H18
E22

PCI_FRAME*
PCI_IRDY*
PCI_TRDY*
PCI_STOP*
PCI_DEVSEL*
PCI_PAR
PCI_PERR/GPIO43/RS232_DCD*
PCI_SERR*
PCI_PME/GPIO30*

<19> -PPCIRST <-> PPCIRST R79 33/4

C13

PCI_RESET0*

X G14

PCI_RESET1*

X B11

PCI_RESET2*

<23> -IDERST <-> IDERST R82 33/4

F12

PCI_RESET3*

<20> -LPCRST <-> LPCRST R83 33/4

D9

PCI_RESET*

MCP68-BGA692[10HB1-080068-30R]

VCC3

EC1

1000U/D/6.3V/8C/30m

-REQ4 R81 8.2K/4
SERIRQ R75 8.2K/4
-LDRQ0 R77 8.2K/4
-PCIPME R78 8.2K/4

PCICLK1 C74 10P/4/N/50V/X
PCICLK2 C75 10P/4/N/50V/X
LPC33 C84 10P/4/N/50V/X
PCICLK_FB BC217 100P/4/N/50V/X

Nvidia comments. 0705

Nvidia comments. 0705

BIOS STRAP:

ACZ_SDOUT
-LFRAME
0 0 = LPC BIOS
01 = PCI BIOS
10 = SPI BIOS(Default)
11 = RESERVED

0.1 use LPC BIOS, 0.2
change to SPI BIOS

GIGABYTE

Title

MCP61-PCI BUS

Size
Custom

Document Number

GA-M68M-S2P




Rev
1.01


Date:


Tuesday, November 10, 2009


Sheet


14 of 28














	Default	Description
DTR1-	0	En SPI Flash
RTS1-	1	Mid-in/SO2 as SPI SO pin
TXD1	--	
DTR2-	0	PCIRSTx# are push-pull
RTS2-	0	Power-on FAN Duty=50%
TXD2	0	VID threshold is 0.8V/0.4V




Power On Strapping Options


	Symbol	value	Description
JP1	Flashseg1_EN	1	Disabled.
JP2	SerFlh_SO_SEL	0	Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP3	CHIP_SEL	--	FLH_SO1 is selected as the Serial Flash I/F SO pin.
JP4	BUF_SEL	1	Chip selection in configuration.
JP5	FAN_CTL_SEL	0	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10~20 ns when the signal transits from low to high, and then Hi-Z.
JP6	VID_ISEL	1	The output buffers are push-pull.
		0	The default value of EC Index 15h / 16h / 17h is 00h
		0	The default value of EC Index 15h / 16h / 17h is 40h
		1	The threshold voltage of VID is 2.0 / 0.8V
		0	The threshold voltage of VID is 0.8 / 0.4V





Hardware Monitor circuits




SYSTEM FAN





CPU FAN



DYNAMIC CURRENT OC




KB & MS




GIGABYTE

FANHWMO KB/MS


Title	Document Number	Rev
FANHWMO KB/MS	GA-M68M-S2P	1.01
Size	Custom	
Date:	Tuesday, November 10, 2009	Sheet 22 of 28








F USB1






F USB2




R USB



1012 EMI








EUP






Function Selection. Strapped by ATX5VSB
 DeepS5_Sel = 1:
 System will enter the deep S5 state after 6 sec
 delays when AC power on.
 DeepS5_Sel = 0:(Default)
 System will not enter the deep S5 state when AC
 power on. System is in normal ACPI S5 state.

Be note, always pop >1u.






CD IN



A3RP/13P/BL,LI,PK/RA/D/1/B


A3RJ/13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ+15F/[11NR6-403004-11]

LINE OUT FRONT OUT




22K is for some polar capacitor use only.

LINE-IN









MIC





GIGABYTE

Title				AUDIO JACK	
Size				GA-M68M-S2P	
Date				Tuesday, November 10, 2009	
Sheet				26 of 28	


INTEL FRONT PANEL




For 1.2V Dual_Power.



ATX POWER CONNECTOR



For plug, unplug quickly.
Make sure SB_PWOK is rising from Zero.




Remove C152 to Solve
SB_PWOK to -SLP_S5 Power
sequence out of 13ms

2006.06.29 EMI
+12V C24 0.1U/4/Y/5V/16V/Z/X
VCC3 C25 0.1U/4/Y/5V/16V/Z/X
VCC C26 0.1U/4/Y/5V/16V/Z/X



GIGABYTE			
PANEL & BUZZER			
File	Document Number	Rev	1.01
Size	Custom	GA-M68M-S2P	
Date:	Sheet	27	of 28



PWROK (SVID)
Low: Metal VID,
High: Run protocol

Pin 34 Input, Pin 37 Output
EN: over 0.8V

For ISL6324 use

<10,16,18,24>	SMBDATA	DR74	0/4	RGND_NB
<10,16,18,24>	SMBCLK	DR75	0/4	OFF SET

BOTTOM PAD CONNECT TO GND THROUGH 8 VIA

Disable PWM4 Use 3 Phase

PWM4	VCC
ISEN4	VCC

GIGABYTE		
PWM ISL6324+6612		
File	Document Number	Rev
	GA-M68M-S2P	1.01
Date	Tuesday, November 10, 2009	Sheet 28 of 28